Journal Menu
- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
Guest Editors: Sao-Jie Chen, An-Yeu Andy Wu, and Jiang Xu- Networks-on-Chip: Architectures, Design Methodologies, and Case Studies, Sao-Jie Chen, An-Yeu Andy Wu, and Jiang Xu
Volume 2012 (2012), Article ID 634930, 1 page - Intelligent On/Off Dynamic Link Management for On-Chip Networks, Andreas G. Savva, Theocharis Theocharides, and Vassos Soteriou
Volume 2012 (2012), Article ID 107821, 12 pages - A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands, Anish S. Kumar, M. Pawan Kumar, Srinivasan Murali, V. Kamakoti, Luca Benini, and Giovanni De Micheli
Volume 2012 (2012), Article ID 537286, 12 pages - Status Data and Communication Aspects in Dynamically Clustered Network-on-Chip Monitoring, Ville Rantala, Pasi Liljeberg, and Juha Plosila
Volume 2012 (2012), Article ID 728191, 14 pages - A Hardware Design of Neuromolecular Network with Enhanced Evolvability: A Bioinspired Approach, Yo-Hsien Lin and Jong-Chen Chen
Volume 2012 (2012), Article ID 278735, 11 pages - Networks on Chips: Structure and Design Methodologies, Wen-Chung Tsai, Ying-Cherng Lan, Yu-Hen Hu, and Sao-Jie Chen
Volume 2012 (2012), Article ID 509465, 15 pages - Self-Calibrated Energy-Efficient and Reliable Channels for On-Chip Interconnection Networks, Po-Tsang Huang and Wei Hwang
Volume 2012 (2012), Article ID 697039, 19 pages