Research Article

Technical Barriers and Development of Cu Wirebonding in Nanoelectronics Device Packaging

Figure 1

(a) Cratering at both Cu ball bond edges of leg no. 2 (b) and (c) IMD (Inter Metal Dielectric crater and crack) at silicon level.
173025.fig.001