Technical Solutions to Mitigate Reliability Challenges due to Technology Scaling of Charge Storage NVM

Figure 12

Schematic diagram of vertical leakage path (through direct tunneling (DT) and SILC) and lateral tunneling (LT). 𝑎_𝐷 is the lateral spacing between each nanocrystal. 𝑡₁ is the tunnel oxide thickness [45].