Molecular Logic Computation with Debugging Method

Figure 8

The simulation result of the serial binary adder circuit.

(a)

(b)

(c)

(d)