Vertical Silicon Nanowire Platform for Low Power Electronics and Clean Energy Applications
Figure 15
Multibit programming characteristics of JL-SONOS memory with a gate biases of 12, 14, and 16 V for 1 ms. Wire diameter = 20 nm, channel doping = /cm−3. (Reprinted with permission from [45]. [2011] IEEE.)
