CMOS Image Sensor with On-Chip Image Compression: A Review and Performance Analysis
Figure 5
Architecture of the algorithmically multiplying CMOS computational image sensor proposed in [19]. Two capacitors are implemented at the pixel-level to store both the reset voltage and the integrated photocurrent for subsequent multiple sampling processing.
