CMOS Image Sensor with On-Chip Image Compression: A Review and Performance Analysis
Figure 8
Architecture of the Xetal-based image-compression processor integrated a Transpose Switch Matrix Memory (TSMM) to reduce power consumption of on-chip image compression processing as proposed in [68].
