A Tile-Based EGPU with a Fused Universal Processing Engine and Graphics Coprocessor Cluster

Figure 3

Architecture of an SP and SFU.