An Efficient VLSI Linear Array for DCT/IDCT Using Subband Decomposition Algorithm

Figure 17

The layout view of the proposed 8-point DCT/IDCT processor with 32-bit operand.