Critical Delays in Clock Distribution Circuits

Figure 4

𝜓(𝑡)×𝑡 under Figure 3(b) conditions.