Research Article

Stability Analysis and Model Reduction for Switched Discrete-Time Time-Delay Systems

Figure 3

Output errors between the original system and the 3rd model.
101473.fig.003