Designing All-Pole Filters for High-Frequency Phase-Locked Loops

<table class="figure-group"><tr class="fig-image" id="a"><td><object data="https://static.hindawi.com/articles/mpe/volume-2014/682318/figures/682318.fig.002a.svgz" name="682318.fig.002a" type="image/svg+xml"></object></td></tr><tr class="fig-caption"><td><b>(a) </b>Normalized 6th-order Bessel type</td></tr><tr class="fig-image" id="b"><td><object data="https://static.hindawi.com/articles/mpe/volume-2014/682318/figures/682318.fig.002b.svgz" name="682318.fig.002b" type="image/svg+xml"></object></td></tr><tr class="fig-caption"><td><b>(b) </b>Normalized 4th-order Butterworth type</td></tr></table>

<div>Root locus for all-pole PLL transfer functions: examples.</div>

Mathematical Problems in Engineering

fig2

Figure 2

Figure 2: Designing All-Pole Filters for High-Frequency Phase-Locked Loops 