Designing All-Pole Filters for High-Frequency Phase-Locked Loops

<div>PLL capture with the <svg height="9.21094pt" id="M206" style="vertical-align:-0.2129908pt" version="1.1" viewbox="-0.0498162 -8.99795 17.7103 9.21094" width="17.7103pt" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><g transform="matrix(.0135,0,0,-0.0135,0,0)"><path d="M610 18C585 26 567 34 540 68C517 97 499 128 476 171C452 215 425 276 413 304C496 332 570 394 570 494C570 555 545 595 509 619S419 650 364 650H139L133 622C216 615 219 612 203 527L129 132C112 40 105 36 23 28L17 0H279L285 28C199 34 194 40 211 132L239 284H284C320 284 334 275 351 236C374 182 394 140 420 93C459 23 495 -1 592 -8H600L610 18ZM480 485C480 424 449 372 403 342C374 323 338 316 293 316H245L291 562C296 589 301 601 311 608S337 618 358 618C432 618 480 575 480 485Z" id="g113-83"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="627" vert-adv-y="627"></glyph.data></g><g transform="matrix(.0135,0,0,-0.0135,8.495,0)"><path d="M645 631C614 643 545 666 457 666C215 666 23 519 23 283C23 90 158 -16 337 -16C412 -16 489 2 522 10C543 39 590 127 606 167L580 181C519 89 459 18 348 18C201 18 122 136 122 287C122 464 244 632 435 632C544 632 602 595 608 472L639 475C643 526 645 581 645 631Z" id="g113-68"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="668" vert-adv-y="668"></glyph.data></g></svg> filter.</div>

Mathematical Problems in Engineering

Designing All-Pole Filters for High-Frequency Phase-Locked Loops

Figure 7