High Real-Time Design of Digital Pulse Compression Based on FPGA

Table 3

Device utilization summary of DPC.

Logic resources	Used	Utilization
Slice registers	16251	5%
Slice LUTs	21418	14%
RAM/FIFO	36	8%
DSP48E1s	60	7%