Optimal ILP-Based Approach for Gate Location Assignment and Scheduling in Quantum Circuits

Figure 4

Inputs and outputs of the proposed model.