Optimal ILP-Based Approach for Gate Location Assignment and Scheduling in Quantum Circuits

Figure 5

(a) A circuit netlist. (b) The gate locations assigned by GLC technique and the proposed approach.

(a)

(b)