Optimal ILP-Based Approach for Gate Location Assignment and Scheduling in Quantum Circuits

Figure 6

Dataflow graph of the example based on the proposed model.