Optimal ILP-Based Approach for Gate Location Assignment and Scheduling in Quantum Circuits

Figure 8

The number of extended constraints in each class of benchmarks.