Optimal ILP-Based Approach for Gate Location Assignment and Scheduling in Quantum Circuits

Figure 9

Improvement in the latency (μs) of the benchmarks achieved by the proposed model.