Utilization Bound Scheduling Analysis for Nonpreemptive Uniprocessor Architecture Using UML-RT

<table>Work done by other tasks in <svg height="13.0625" id="M105" style="vertical-align:-4.15506pt" version="1.1" viewbox="0 0 16.625 13.0625" width="16.625" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,7.825)"><path d="M559 271q0 -109 -83 -187t-189 -89l-36 -213q-16 -30 -86 -43l-7 9q10 36 53 242q-91 11 -139.5 63.5t-48.5 132.5q0 186 242 271l11 -28q-76 -34 -119.5 -91.5t-43.5 -136.5q0 -66 29 -108.5t77 -55.5q39 205 56 260q21 71 65 111t93 40q50 0 88 -45.5t38 -131.5z
M484 273q0 65 -26.5 99t-52.5 34q-37 0 -53 -75l-59 -298q80 5 135.5 74.5t55.5 165.5z" id="x1D711"></path></g>
<g transform="matrix(.012,-0,0,-.012,9.95,12.862)"><path d="M480 416q0 -21 -18 -41q-9 -11 -17 -7q-20 9 -42 9q-62 0 -140 -78q23 -69 88 -192q17 -31 27 -42t20 -11q16 0 62 46l17 -20q-64 -92 -119 -92q-35 0 -70 66q-41 73 -84 187q-36 -30 -62 -61q-27 -115 -35 -172q-41 -8 -78 -20l-6 6l140 612q7 28 0.5 34t-37.5 7l-34 1
l5 26q38 4 74 13.5t57 17t25 7.5q12 0 4 -32l-104 -443h2q35 38 97 93q39 35 65.5 56t62 41.5t58.5 20.5q19 0 30.5 -10t11.5 -22z" id="x1D458"></path></g>
</svg>.</table>

Modelling and Simulation in Engineering

fig3

Figure 3

Figure 3: Utilization Bound Scheduling Analysis for Nonpreemptive Uniprocessor Architecture Using UML-RT 