Research Article

Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures

Figure 2

Structure of LilyCC compiler.
913038.fig.002