The Scientific World Journal

Research Article

Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures

Figure 3

Evaluation of performance with different scales of global register file.
913038.fig.003