Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures

<table>Evaluation of performance with different configurations of access ports.</table>

The Scientific World Journal

Figure 5: Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures 