The Scientific World Journal

Research Article

Stego on FPGA: An IWT Approach

Figure 1

(a) Adaptive IWT block diagram, (b) Moore SFC, and (c) Hilbert SFC.
192512.fig.001a
(a)
192512.fig.001b
(b)
192512.fig.001c
(c)