The Scientific World Journal

Research Article

Stego on FPGA: An IWT Approach

Figure 10

Mean square error hardware model.
192512.fig.0010