Stego on FPGA: An IWT Approach

Figure 11

(a) Chip planner view, (b) RTL view, and (c) logic analyzer timing output.

(a)

(b)

(c)