The Scientific World Journal

Research Article

Stego on FPGA: An IWT Approach

Figure 3

IWT based data hiding state diagram representation.
192512.fig.003