The Scientific World Journal

Research Article

Stego on FPGA: An IWT Approach

Figure 4

Hardware model of address generation unit.
192512.fig.004