An Asynchronous Low Power and High Performance VLSI Architecture for Viterbi Decoder Implemented with Quasi Delay Insensitive Templates

Figure 8

(a) Two-input XOR gates. (b) 2-input AND gate.

(a)

(b)