Copyright © 2008 Bo Fu and Paul Ampadu. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

1. International Technology Roadmap for Semiconductors, 2006, http://public.itrs.net.
2. C. Constantinescu, “Trends and challenges in VLSI circuit reliability,” IEEE Micro, vol. 23, no. 4, pp. 14–19, 2003. View at Publisher · View at Google Scholar
3. M. Lajolo, M. S. Reorda, and M. Violante, “Early evaluation of bus interconnects dependability for system-on-chip designs,” in Proceedings of the 14th IEEE International Conference on VLSI Design (VLSID '01), pp. 371–376, Bangalore, India, January 2001.
4. G. De Micheli and L. Benini, Networks on Chips: Technology and Tools, Elsevier, Amsterdam, The Netherlands, 2006.
5. A. Maheshwari, W. Burleson, and R. Tessier, “Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 3, pp. 299–311, 2004. View at Publisher · View at Google Scholar
6. F. Caignet, S. Delmas-Bendhia, and E. Sicard, “The challenge of signal integrity in deep-submicrometer CMOS technology,” Proceedings of the IEEE, vol. 89, no. 4, pp. 556–573, 2001.
7. D. Bertozzi, L. Benini, and G. De Micheli, “Error control schemes for on-chip communication links: the energy-reliability tradeoff,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 6, pp. 818–831, 2005. View at Publisher · View at Google Scholar
8. L. Li, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, “Adaptive error protection for energy efficiency,” in Proceedings of International Conference on Computer Aided Design (ICCAD '03), pp. 2–7, San Jose, Calif, USA, November 2003. View at Publisher · View at Google Scholar
9. D. Rossi, A. K. Nieuwland, A. Katoch, and C. Metra, “Exploiting ECC redundancy to minimize crosstalk impact,” IEEE Design and Test of Computers, vol. 22, no. 1, pp. 59–70, 2005. View at Publisher · View at Google Scholar
10. S. R. Sridhara and N. R. Shanbhag, “Coding for system-on-chip networks: a unified framework,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 6, pp. 655–667, 2005. View at Publisher · View at Google Scholar
11. P. P. Pande, A. Ganguly, B. Feero, B. Belzer, and C. Grecu, “Design of low power & reliable networks on chip through joint crosstalk avoidance and forward error correction coding,” in Proceedings of the 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '06), pp. 466–476, Arlington, Va, USA, October 2006. View at Publisher · View at Google Scholar
12. D. Rossi, P. Angelini, and C. Metra, “Configurable error control scheme for NoC signal integrity,” in Proceedings of the 13th IEEE International On-Line Testing Symposium (IOLTS '07), pp. 43–48, Crete, Greece, July 2007. View at Publisher · View at Google Scholar
13. S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, and G. De Micheli, “Analysis of error recovery schemes for networks on chips,” IEEE Design and Test of Computers, vol. 22, no. 5, pp. 434–442, 2005. View at Publisher · View at Google Scholar
14. A. Ejlali, B.M. Al-Hashimi, P. Rosinger, and S. G. Miremadi, “Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '07), pp. 1647–1652, Nice, France, April 2007. View at Publisher · View at Google Scholar
15. H. Zimmer and A. Jantsch, “A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip,” in Proceedings of the International Workshop on Hardware/Software Codesign (CODES/ISSS '03), pp. 188–193, Newport Beach, Calif, USA, October 2003.
16. T. Lehtonen, P. Liljeberg, and J. Plosila, “Online reconfigurable self-timed links for fault tolerant NoC,” VLSI Design, vol. 2007, Article ID 94676, 13 pages, 2007. View at Publisher · View at Google Scholar
17. R. M. Pyndiah, “Near-optimum decoding of product codes: block turbo codes,” IEEE Transactions on Communications, vol. 46, no. 8, pp. 1003–1010, 1998.
18. F. Chiaraluce and R. Garello, “Extended Hamming product codes analytical performance evaluation for low error rate applications,” IEEE Transactions on Wireless Communications, vol. 3, no. 6, pp. 2353–2361, 2004. View at Publisher · View at Google Scholar
19. S. Lin, D. J. Costello, Jr., and M. J. Miller, “Automatic-repeat-request error-control schemes,” IEEE Communications Magazine, vol. 22, no. 12, pp. 5–17, 1984.
20. S. Lin and D. J. Costello, Error Control Coding, Prentice Hall, Upper Saddle River, NJ, USA, 2nd edition, 2004.
21. L. Ping, S. Chan, and K. L. Yeung, “Iterative decoding of multi-dimensional concatenated single parity check codes,” in Proceedings of the IEEE International Conference on Communications (ICC '98), vol. 1, pp. 131–135, Atlanta, Ga, USA, June 1998.
22. S. M. Reddy and J. R. Wilson, “Easily testable cellular realizations for the (exactly p)-out-of-n and (p or more)-out-of-n logic functions,” IEEE Transactions on Computers, vol. 23, no. 1, pp. 98–100, 1974. View at Publisher · View at Google Scholar
23. Arizona State University, Predictive Technology Model, http://www.eas.asu.edu/~ptm.
24. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, Prentice Hall, Upper Saddle River, NJ, USA, 2nd edition, 2003.
25. X. Sheng, I. Benito, and W. Burleson, “Thermal impacts on NoC interconnects,” in Proceedings of the 1st International Symposium on Networks-on-Chip (NOCS '07), p. 220, Princeton, NJ, USA, May 2007. View at Publisher · View at Google Scholar
26. D. Bertozzi and L. Benini, “Xpipes: a network-on-chip architecture for gigascale systems-on-chip,” IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18–31, 2004. View at Publisher · View at Google Scholar
27. M.-D. Shieh, M.-H. Sheu, C.-H. Chen, and H.-F. Lo, “A systematic approach for parallel CRC computations,” Journal of Information Science and Engineering, vol. 17, no. 3, pp. 445–461, 2001.
28. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, “Performance evaluation and design trade-offs for network-on-chip interconnect architectures,” IEEE Transactions on Computers, vol. 54, no. 8, pp. 1025–1040, 2005. View at Publisher · View at Google Scholar
29. R. Hegde and N. R. Shanbhag, “Toward achieving energy efficiency in presence of deep submicron noise,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 4, pp. 379–391, 2000. View at Publisher · View at Google Scholar
30. F. Worm, P. Ienne, P. Thiran, and G. De Micheli, “A robust self-calibrating transmission scheme for on-chip networks,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 1, pp. 126–139, 2005. View at Publisher · View at Google Scholar
31. S. R. Vangal, J. Howard, G. Ruhl, et al., “An 80-tile sub-100-W teraFLOPS processor in 65-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 29–41, 2008. View at Publisher · View at Google Scholar
32. W. J. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,” in Proceedings of the 38th Design Automation Conference (DAC '01), pp. 684–689, Las Vegas, Nev, USA, June 2001.
33. J. S. Kim, M. B. Taylor, J. Miller, and D. Wentzlaff, “Energy characterization of a tiled architecture processor with on-chip networks,” in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '03), pp. 424–427, Seoul, Korea, August 2003. View at Publisher · View at Google Scholar
34. A. Jantsch, R. Lauter, and A. Vitkowski, “Power analysis of link level and end-to-end data protection in networks on chip,” in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '05), vol. 2, pp. 1770–1773, Kobe, Japan, May 2005. View at Publisher · View at Google Scholar
35. K. Sakamura, “Future SOC possibilities,” IEEE Micro, vol. 22, no. 5, pp. 7–9, 2002.