Design and Implementation of a Hardware Module for MIMO Decoding in a 4G Wireless Receiver

Figure 3

Architecture for the MIMO decoder (real part ℋ). Signal ranges and wordlengths displayed are for the fixed-point implementation option Q2 (see Section 5 and Table 2).