Copyright © 2008 Perttu Salmela et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

1. 3GPP, “3GPP TS 25.212; multiplexing and channel coding (FDD),” December 2001.
2. 3GPP, “3GPP2 C.S0002-C physical layer standard for cdma2000 spread spectrum systems,” May 2002.
3. C. Berrou, A. Glavieux, and P. Thitimajshima, “Near Shannon limit error-correcting coding and encoding: turbo-codes,” in Proceedings of IEEE International Conference on Communications (ICC '93), vol. 2, pp. 1064–1070, Geneva, Switzerland, May 1993. View at Publisher · View at Google Scholar
4. P. Salmela, H. Sorokin, and J. Takala, “A turbo decoder ASIP implementation for UMTS receiver,” submitted to International Journal of Embedded Systems.
5. T. A. K. K. Loo and S. A. Jimaa, “High performance parallelised 3GPP turbo decoder,” in Proceedings of the 5th European Personal Mobile Communications Conference, pp. 337–342, Glasgow, UK, April 2003.
6. J. G. Harrison, “Implementation of a 3GPP turbo decoder on a programmable DSP core,” in Proceedings of Communications Design Conference, pp. 1–9, 3DSP, San Jose, Calif, USA, October 2001.
7. J. Nikolic-Popovic, “Implementing a MAP decoder for cdma${2000}^{\text{TM}}$ turbo codes on a TMS320C62x DSP device,” Texas Instruments, SPRA629, May 2000.
8. T. Vogt and N. Wehn, “A reconfigurable application specific instruction set processor for Viterbi and log-MAP decoding,” in Proceedings of IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS '06), pp. 142–147, Banff, Canada, October 2006. View at Publisher · View at Google Scholar
9. Y. Lin, S. Mahlke, T. Mudge, C. Chakrabarti, A. Reid, and K. Flautner, “Design and implementation of turbo decoders for software defined radio,” in Proceedings of IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS '06), pp. 22–27, Banff, Canada, October 2006. View at Publisher · View at Google Scholar
10. M. Bickerstaff, L. Davis, C. Thomas, D. Garrett, and C. Nicol, “A 24 Mb/s radix-4 Log-MAP turbo decoder for 3GPP-HSDPA mobile wireless,” in Proceedings of IEEE International Solid-State Circuits Conference (ISSCC '03), pp. 150–151, San Francisco, Calif, USA, February 2003. View at Publisher · View at Google Scholar
11. Xilinx, “3GPP Turbo Decoder v3.1,” DS318, May 2007.
12. D. G. Choi, M.-H. Kim, J. H. Jeong, et al., “An FPGA implementation of high-speed flexible 27-Mbps 8-state turbo decoder,” ETRI Journal, vol. 29, no. 3, pp. 363–370, 2007.
13. S. Agarwala, T. Anderson, A. Hill, et al., “A 600-MHz VLIW DSP,” IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1532–1544, 2002. View at Publisher · View at Google Scholar
14. M.-C. Shin and I.-C. Park, “SIMD processor-based turbo decoder supporting multiple third-generation wireless standards,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, no. 7, pp. 801–810, 2007. View at Publisher · View at Google Scholar
15. P. Salmela, T. Järvinen, T. Sipila, and J. Takala, “Parallel memory access in turbo decoders,” in Proceedings of the 14th IEEE Personal, Indoor and Mobile Radio Communications (PIMRC '03), vol. 3, pp. 2157–2161, Beijing, China, September 2003. View at Publisher · View at Google Scholar
16. D.-S. Shiu and I. Yao, “Buffer architecture for a turbo decoder,” International Patent Application WO 02/093 755 A1, November 2002.
17. A. Tarable, S. Benedetto, and G. Montorsi, “Mapping interleaving laws to parallel turbo and LDPC decoder architectures,” IEEE Transactions on Information Theory, vol. 50, no. 9, pp. 2002–2009, 2004. View at Publisher · View at Google Scholar · View at MathSciNet
18. X. He, H. Luo, and H. Zhang, “A novel storage scheme for parallel turbo decoder,” in Proceedings of the 62nd IEEE Vehicular Technology Conference (VTC '05), vol. 3, pp. 1950–1954, Dallas, Tex, USA, September 2005. View at Publisher · View at Google Scholar
19. M. J. Thul, N. Wehn, and L. P. Rao, “Enabling high-speed turbo-decoding through concurrent interleaving,” in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '02), vol. 1, pp. 897–900, Phoenix, Ariz, USA, May 2002. View at Publisher · View at Google Scholar
20. M. J. Thul, F. Gilbert, T. Vogt, G. Kreiselmaier, and N. Wehn, “A scalable system architecture for high-throughput turbo-decoders,” The Journal of VLSI Signal Processing, vol. 39, no. 1-2, pp. 63–77, 2005. View at Publisher · View at Google Scholar
21. F. Berens, M. J. Thul, F. Gilber, and N. Wehn, “Electronic device avoiding write access conflicts in interleaving, inparticular optimized concurrent interleaving architecture for high throughput turbo-decoding,” European Patent Application EP1401108 A1, March 2004.
22. Z. Wang, Y. Tang, and Y. Wang, “Low hardware complexity parallel turbo decoder architecture,” in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '03), vol. 2, pp. 53–56, Bangkok, Thailand, May 2003.
23. Z. Wang and K. Parhi, “Efficient interleaver memory architectures for serial turbo decoding,” in Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '03), vol. 2, pp. 629–632, Hong Kong, April 2003.
24. C. Neeb, M. J. Thul, and N. Wehn, “Network-on-chip-centric approach to interleaving in high throughput channel decoders,” in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '05), vol. 2, pp. 1766–1769, Kobe, Japan, May 2005. View at Publisher · View at Google Scholar
25. P. Salmela, R. Gu, S. S. Bhattacharyya, and J. Takala, “Efficient parallel memory organization for turbo decoders,” in Proceedings of the 15th European Signal Processing Conference (EUSIPCO '07), pp. 831–835, Poznan, Poland, September 2007.
26. E. Boutillon, C. Douillard, and G. Montorsi, “Iterative decoding of concatenated convolutional codes: implementation issues,” Proceedings of the IEEE, vol. 95, no. 6, pp. 1201–1227, 2007. View at Publisher · View at Google Scholar
27. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, “Optimal decoding of linear codes for minimizing symbol error rate,” IEEE Transactions on Information Theory, vol. 20, no. 2, pp. 284–287, 1974.
28. A. J. Viterbi, “An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes,” IEEE Journal on Selected Areas in Communications, vol. 16, no. 2, pp. 260–264, 1998.
29. H. Corporaal, “Design of transport triggered architectures,” in Proceedings of the 4th IEEE Great Lakes Symposium on Design Automation of High Performance VLSI Systems (VLSI '94), pp. 130–135, Notre Dame, Ind, USA, March 1994. View at Publisher · View at Google Scholar
30. P. Jääskeläinen, V. Guzma, A. Cilio, T. Pitkänen, and J. Takala, “Codesign toolset for application-specific instruction-set processors,” in Multimedia on Mobile Devices 2007, vol. 6507 of Proceedings of SPIE, pp. 1–11, San Jose, Calif, USA, January 2007. View at Publisher · View at Google Scholar
31. P. Salmela, T. Järvinen, and J. Takala, “Simplified max-log-MAP decoder structure,” in Proceedings of the 1st Joint Workshop on Mobile Future and the Symposium on Trends in Communications (SympoTIC '06), pp. 10–13, Bratislava, Slovakia, June 2006.
32. C. Bai, J. Jiang, and P. Zhang, “Hardware implementation of Log-MAP turbo decoder for W-CDMA node B with CRC-aided early stopping,” in Proceedings of IEEE Vehicular Technology Conference (VTC '02), vol. 2, pp. 1016–1019, Birmingham, Ala, USA, May 2002. View at Publisher · View at Google Scholar
33. Z. Wang, “High-speed recursion architectures for MAP-based turbo decoders,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, no. 4, pp. 470–474, 2007. View at Publisher · View at Google Scholar
34. I. Lee and J. L. Sonntag, “A new architecture for the fast Viterbi algorithm,” IEEE Transactions on Communications, vol. 51, no. 10, pp. 1624–1628, 2003. View at Publisher · View at Google Scholar
35. C. Benkeser, A. Burg, T. Cupaiuolo, and Q. Huang, “A 58mW 1.2${\text{mm}}^2$ HSDPA turbo decoder ASIC in 0.13 $\mu$m CMOS,” in Proceedings of IEEE International Solid-State Circuits Conference (ISSCC '08), vol. 51, pp. 264–612, San Francisco, Calif, USA, February 2008. View at Publisher · View at Google Scholar
36. C.-C. Lin, Y.-H. Shih, H.-C. Chang, and C.-Y. Lee, “A low power turbo/Viterbi decoder for 3GPP2 applications,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 4, pp. 426–430, 2006. View at Publisher · View at Google Scholar
37. M. A. Bickerstaff, D. Garrett, T. Prokop, et al., “A unified turbo/Viterbi channel decoder for 3GPP mobile wireless in 0.18-$\mu$m CMOS,” IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1555–1564, 2002. View at Publisher · View at Google Scholar
38. T. Wolf, D. Hocevar, A. Gatherer, P. Geremia, and A. Laine, “600 MHz DSP for baseband processing in 3G base stations,” in Proceedings of the Custom Integrated Circuits Conference, pp. 393–396, Orlando, Fla, USA, May 2002. View at Publisher · View at Google Scholar
39. P. Ituero and M. López-Vallejo, “New schemes in clustered VLIW processors applied to turbo decoding,” in Proceedings of International Conference on Application-Specific Systems, Architectures and Processors (ASAP '06), pp. 291–296, Steamboat Springs, Colo, USA, September 2006. View at Publisher · View at Google Scholar
40. P. Ituero and M. López-Vallejo, “Further specialization of clustered VLIW processors: a MAP decoder for software defined radio,” ETRI Journal, vol. 30, no. 1, pp. 113–128, 2008.
41. H. Michel, A. Worm, N. Wehn, and M. Münch, “Hardware/software trade-offs for advanced 3G channel coding,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '02), pp. 396–401, Paris, France, March 2002.
42. T. Ngo and I. Verbauwhede, “Turbo codes on the fixed point DSP TMS320C55x,” in Proceedings of IEEE Workshop on Signal Processing Systems (SIPS '00), pp. 255–264, Lafayette, La, USA, October 2000. View at Publisher · View at Google Scholar
43. M. C. Valenti and J. Sun, “The UMTS turbo code and an efficient decoder implementation suitable for software-defined radios,” International Journal of Wireless Information Networks, vol. 8, no. 4, pp. 203–215, 2001.
44. A. La Rosa, C. Passerone, F. Gregoretti, and L. Lavagno, “Implementation of a UMTS turbo-decoder on a dynamically reconfigurable platform,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '04), vol. 2, pp. 1218–1223, Paris, France, February 2004.