]>A Phase-Locked Loop with 30% Jitter Reduction Using Separate Regulators : Figure 9
512946.fig.009
Figure 9: The measured output waveform of the proposed PLL at 80 MHz and an 8 pF load from the probe.