Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2008
/
Article
/
Fig 3
/
Research Article
Wave Pipelining Using Self Reset Logic
Figure 3
Dual-rail SRL XOR/XNOR gate with input disable.