Research Article

Wave Pipelining Using Self Reset Logic

Figure 3

Dual-rail SRL XOR/XNOR gate with input disable.
738983.fig.003