About this Journal Submit a Manuscript Table of Contents
VLSI Design
Volume 2008 (2008), Article ID 738983, 6 pages
http://dx.doi.org/10.1155/2008/738983
Research Article

Wave Pipelining Using Self Reset Logic

Department of Electrical Engineering, School of Engineering, Santa Clara University, 500 El Camino Real, Santa Clara, CA 95053, USA

Received 1 May 2007; Accepted 9 December 2007

Academic Editor: Jean-Baptiste Begueret

Copyright © 2008 Miguel E. Litvin and Samiha Mourad. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. E. Litvin, Wave pipelining with self reset logic, Doctoral dissertation.
  2. M. E. Litvin and S. Mourad, “Self reset logic for fast arithmetic applications,” IEEE Transactions on Very Large Scale Integration Systems, vol. 13, no. 4, pp. 462–475, 2005. View at Publisher · View at Google Scholar
  3. M. E. Litvin and S. Mourad, “Wave pipelining with self reset logic,” in Proceedings of IEEE International Conference on Electronic Circuits & Systems (ICECS '06), Nice, France, December 2006.
  4. E. F. Klass, Wave pipelining theoretical & practical issues in CMOS, Doctoral dissertation.
  5. W. K. C. Lam, R. K. Brayton, and A. Sangiovanni-Vincentelli, “Valid clocking in wavepipelined circuits,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '92), pp. 518–525, Santa Clara, Calif, USA, November 1992. View at Publisher · View at Google Scholar
  6. L. Wentai, C. T. Gray, D. Fan, W. J. Farlow, T. A. Hughes, and R. K. Cavin, “250-MHz wave pipelined adder in 2-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 29, no. 9, pp. 1117–1128, 1994. View at Publisher · View at Google Scholar