Copyright © 2009 Xianwu Xing and Ching Chuen Jong. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

1. L. Zhong and N. K. Jha, “Interconnect-aware low-power high-level synthesis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 3, pp. 336–351, 2005. View at Publisher · View at Google Scholar
2. D. Liu and C. Svensson, “Power consumption estimation in CMOS VLSI chips,” IEEE Journal of Solid-State Circuits, vol. 29, no. 6, pp. 663–670, 1994. View at Publisher · View at Google Scholar
3. M. McFarland and T. Kowalski, “Incorporating bottom-up design into hardware synthesis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 9, no. 9, pp. 938–950, 1990. View at Publisher · View at Google Scholar
4. D. W. Knapp, “Fasolt: a program for feedback-driven data-path optimization,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 11, no. 6, pp. 677–695, 1992. View at Publisher · View at Google Scholar
5. M. Xu and F. J. Kurdahi, “Layout-driven RTL binding techniques for high-level synthesis using accurate estimators,” ACM Transactions on Design Automation of Electronic Systems, vol. 2, no. 4, pp. 312–343, 1997.
6. A. Stammermann, D. Helms, M. Schulte, A. Schulz, and W. Nebel, “Binding, allocation and floorplanning in low power high-level synthesis,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '03), pp. 544–550, November 2003.
7. A. Davoodi and A. Srivastava, “Power-driven simultaneous resource binding and floorplanning: a probabilistic approach,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 8, pp. 934–942, 2005. View at Publisher · View at Google Scholar
8. P. Prabhakaran, P. Banerjee, J. Crenshaw, and M. Sarrafzadeh, “Simultaneous scheduling, binding and floorplanning for interconnect power optimization,” in Proceedings of the IEEE International Conference on VLSI Design, pp. 423–427, 1999.
9. D. Wong and C. Liu, “A new algorithm for floorplan design,” in Proceedings of the 23rd IEEE/ACM Design Automation Conference, pp. 101–107, 1986.
10. A. Davoodi, V. Khandelwal, and A. Srivastava, “Empirical models for net-length probability distribution and applications,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 10, pp. 1066–1075, 2004. View at Publisher · View at Google Scholar
11. Z. Gu, J. Wang, R. P. Dick, and H. Zhou, “Unified incremental physical-level and high-level synthesis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 9, pp. 1576–1588, 2007. View at Publisher · View at Google Scholar
12. X. Xing and C. C. Jong, “A look-ahead synthesis technique with backtracking for switching activity reduction in low power high-level synthesis,” Microelectronics Journal, vol. 38, no. 4-5, pp. 595–605, 2007. View at Publisher · View at Google Scholar
13. M. C. Johnson and K. Roy, “Datapath scheduling with multiple supply voltages and level converters,” ACM Transactions on Design Automation of Electronic Systems, vol. 2, no. 3, pp. 227–248, 1997.
14. J.-M. Chang and M. Pedram, “Energy minimization using multiple supply voltages,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, no. 4, pp. 436–443, 1997.
15. A. Manzak and C. Chakrabarti, “A low power scheduling scheme with resources operating at multiple voltages,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 1, pp. 6–14, 2002. View at Publisher · View at Google Scholar
16. S. P. Mohanty and N. Ranganathan, “Simultaneous peak and average power minimization during datapath scheduling,” IEEE Transactions on Circuits and Systems I, vol. 52, no. 6, pp. 1157–1165, 2005. View at Publisher · View at Google Scholar
17. S. H. Gerez, Algorithms for VLSI Design Automation, John Wiley & Sons, New York, NY, USA, 1999.
18. P.-N. Guo, T. Takahashi, C.-K. Cheng, and T. Yoshimura, “Floorplanning using a tree representation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 2, pp. 281–289, 2001. View at Publisher · View at Google Scholar
19. X. Tang, R. Tian, and M. D. F. Wong, “Minimizing wire length in floorplanning,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 9, pp. 1744–1753, 2006. View at Publisher · View at Google Scholar
20. K. Usami, M. Igarashi, F. Minami, et al., “Automated low-power technique exploiting multiple supply voltages applied to a media processor,” IEEE Journal of Solid-State Circuits, vol. 33, no. 3, pp. 463–471, 1998.
21. R. Otten, “Layout structures,” in Proceedings of the IEEE International Large Scale Systems Symposium, Virginia Beach, Va, USA, 1982.
22. S. Mohanty and N. Ranganathan, “Energy efficient scheduling for datapath synthesis,” in Proceedings of the 16th International Conference on VLSI Design, p. 446, January 2003.
23. S. P. Mohanty and N. Ranganathan, “A framework for energy and transient power reduction during behavioral synthesis,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 6, pp. 562–572, 2004. View at Publisher · View at Google Scholar