Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications : Figure 1

]>Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications : Figure 1

Figure 1: The schematic showing the different capacitance components [9].