]>Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications : Figure 2
283702.fig.002
Figure 2: Region of operation of digital subthreshold logic [9].