]>Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications : Figure 9
283702.fig.009
Figure 9: Change in effective gate capacitance ( 𝐶 g ) with underlap 𝑉 d d = 0.2 V [14].