Copyright © 2009 Ramesh Vaddi et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

1. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low-power CMOS digital design,” IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473–484, 1992. View at Publisher · View at Google Scholar
2. B. C. Paul, H. Soeleman, and K. Roy, “An $8\times 8$ subthreshold digital CMOS carry save array multiplier,” in Proceedings of the 27th European Solid-State Circuits Conference (ESSCIRC '01), pp. 377–380, Villach, Austria, September 2001.
3. C. H.-I. Kim, H. Soeleman, and K. Roy, “Ultra-low-power DLMS adaptive filter for hearing aid applications,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 6, pp. 1058–1067, 2003. View at Publisher · View at Google Scholar
4. A. Wang and A. P. Chandrakasan, “A 180mV FFT processor using subthreshold circuit techniques,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '04), vol. 1, pp. 292–529, San Francisco, Calif, USA, February 2004. View at Publisher · View at Google Scholar
5. A. Wang and A. P. Chandrakasan, “A 180-mV subthreshold FFT processor using a minimum energy design methodology,” IEEE Journal of Solid-State Circuits, vol. 40, no. 1, pp. 310–319, 2005. View at Publisher · View at Google Scholar
6. B. Zhai, L. Nazhandali, J. Olson, et al., “A 2.60pJ/inst subthreshold sensor processor for optimal energy efficiency,” in Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC '06), pp. 154–155, Honolulu, Hawaii, USA, June 2006. View at Publisher · View at Google Scholar
7. B. H. Calhoun, A. Wang, N. Verma, and A. P. Chandrakasan, “Subthreshold design: the challenges of minimizing circuit energy,” in Proceedings of the 11th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED '06), pp. 366–368, Tegernsee, Germany, October 2006. View at Publisher · View at Google Scholar
8. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, Cambridge, UK, 1998.
9. B. C. Paul, A. Raychowdhury, and K. Roy, “Device optimization for digital subthreshold logic operation,” IEEE Transactions on Electron Devices, vol. 52, no. 2, pp. 237–247, 2005. View at Publisher · View at Google Scholar
10. J. Keane, H. Eom, T.-H. Kim, S. Sapatnekar, and C. Kim, “Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing,” in Proceedings of the 43rd Annual Conference on Design Automation (DAC '06), pp. 425–428, San Francisco, Calif, USA, July 2006. View at Publisher · View at Google Scholar
11. T.-H. Kim, J. Keane, H. Eom, and C. H. Kim, “Utilizing reverse short-channel effect for optimal subthreshold circuit design,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, no. 7, pp. 821–829, 2007. View at Publisher · View at Google Scholar
12. B. C. Paul and K. Roy, “Oxide thickness optimization for digital subthreshold operation,” IEEE Transactions on Electron Devices, vol. 55, no. 2, pp. 685–688, 2008. View at Publisher · View at Google Scholar
13. J.-J. Kim and K. Roy, “Double gate-MOSFET subthreshold circuit for ultralow power applications,” IEEE Transactions on Electron Devices, vol. 51, no. 9, pp. 1468–1474, 2004. View at Publisher · View at Google Scholar
14. B. C. Paul, A. Bansal, and K. Roy, “Underlap DGMOS for digital-subthreshold operation,” IEEE Transactions on Electron Devices, vol. 53, no. 4, pp. 910–913, 2006. View at Publisher · View at Google Scholar
15. K. Roy, H. Mahmoodi, S. Mukhopadhyay, H. Ananthan, A. Bansal, and T. Cakici, “Double-gate SOI devices for low-power and high-performance applications,” in Proceedings of the 19th International Conference on VLSI Design. Held jointly with 5th International Conference on Embedded Systems Design, pp. 445–452, Hyderabad, India, January 2006. View at Publisher · View at Google Scholar
16. A. Raychowdhury, B. C. Paul, S. Bhunia, and K. Roy, “Ultralow power computing with subthreshold leakage: a comparative study of bulk and SOI technologies,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '06), vol. 1, pp. 856–861, Munich, Germany, 2006. View at Publisher · View at Google Scholar
17. A. Raychowdhury, B. C. Paul, S. Bhunia, and K. Roy, “Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 11, pp. 1213–1224, 2005. View at Publisher · View at Google Scholar
18. H. Soeleman and K. Roy, “Ultra-low power digital subthreshold logic circuits,” in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '99), pp. 94–96, San Diego, Calif, USA, August 1999. View at Publisher · View at Google Scholar
19. H. Soeleman and K. Roy, “Digital CMOS logic operation in the subthreshold region,” in Proceedings of the 10th IEEE Great Lakes Symposium on VLSI (GLSVLSI '00), pp. 107–112, Chicago, Ill, USA, March 2000. View at Publisher · View at Google Scholar
20. H. Soeleman, K. Roy, and B. C. Paul, “Robust subthreshold logic for ultra-low power operation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, no. 1, pp. 90–99, 2001. View at Publisher · View at Google Scholar
21. H. Soeleman, K. Roy, and B. C. Paul, “Robust ultra-low power subthreshold DTMOS logic,” in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '00), pp. 25–30, Rapallo, Italy, July 2000. View at Publisher · View at Google Scholar
22. H. Soeleman, K. Roy, and B. C. Paul, “Sub-domino logic: ultra-low power dynamic subthreshold digital logic,” in Proceedings of the 14th International Conference on VLSI Design (VLSI DESIGN '01), pp. 211–214, Bangalore, India, January 2001. View at Publisher · View at Google Scholar
23. O. C. Akgun and Y. Leblebici, “Weak inversion performance of CMOS and DCVSPG logic families in sub-300 mV range,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '06), pp. 1251–1254, Island of Kos, Greece, May 2006. View at Publisher · View at Google Scholar
24. V. Moalemi and A. Afzali-Kusha, “Subthreshold pass transistor logic for ultra-low power operation,” in Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07), pp. 490–491, Porto Alegre, Brazil, March 2007. View at Publisher · View at Google Scholar
25. L. A. P. Melek, M. C. Schneider, and C. Galup-Montoro, “Body-bias compensation technique for subthreshold CMOS static loqic gates,” in Proceedings of the 17th Symposium on Integrated Cicuits and Systems Design (SBCCI '04), pp. 267–272, Pernambuco, Brazil, September 2004. View at Publisher · View at Google Scholar
26. N. Jayakumar and S. P. Khatri, “A variation-tolerant subthreshold design approach,” in Proceedings of the 42nd Design Automation Conference (DAC '05), pp. 716–719, Anaheim, Calif, USA, June 2005.
27. B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, “Analysis and mitigation of variability in subthreshold design,” in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '05), pp. 20–25, San Diego, Calif, USA, August 2005.
28. J. Kwong and A. P. Chandrakasan, “Variation-driven device sizing for minimum energy subthreshold circuits,” in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '06), pp. 8–13, Tegernsee, Germany, October 2006. View at Publisher · View at Google Scholar
29. G. De Vita and G. Iannaccone, “A voltage regulator for subthreshold logic with low sensitivity to temperature and process variations,” in Proceedings of the 54th IEEE International Solid-State Circuits Conference (ISSCC '07), pp. 530–620, San Francisco, Calif, USA, February 2007. View at Publisher · View at Google Scholar
30. N. Verma, J. Kwong, and A. P. Chandrakasan, “Nanometer MOSFET variation in minimum energy subthreshold circuits,” IEEE Transactions on Electron Devices, vol. 55, no. 1, pp. 163–174, 2008. View at Publisher · View at Google Scholar
31. B. H. Calhoun, A. Wang, and A. P. Chandrakasan, “Device sizing for minimum energy operation in subthreshold circuits,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '04), pp. 95–98, San Jose, Calif, USA, October 2004.
32. B. H. Calhoun, A. Wang, and A. P. Chandrakasan, “Modeling and sizing for minimum energy operation in subthreshold circuits,” IEEE Journal of Solid-State Circuits, vol. 40, no. 9, pp. 1778–1786, 2005. View at Publisher · View at Google Scholar
33. M. Seok, S. Hanson, D. Sylvester, and D. Blaauw, “Analysis and optimization of sleep modes in subthreshold circuit design,” in Proceedings of the 44th Annual Conference on Design Automation (DAC '07), pp. 694–699, San Diego, Calif, USA, June 2007. View at Publisher · View at Google Scholar
34. Y. K. Ramadass and A. P. Chandrakasan, “Minimum energy tracking loop with embedded DC-DC converter enabling ultra-low-voltage operation down to 250 mV in 65 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 256–265, 2008. View at Publisher · View at Google Scholar
35. A. Wang, A. P. Chandrakasan, and S. V. Kosonocky, “Optimal supply and threshold scaling for subthreshold CMOS circuits,” in Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI '02), pp. 5–9, Pittsburgh, Pa, USA, April 2002. View at Publisher · View at Google Scholar
36. B. H. Calhoun and A. P. Chandrakasan, “Ultra-dynamic voltage scaling (UDVS) using subthreshold operation and local voltage dithering,” IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp. 238–245, 2006. View at Publisher · View at Google Scholar
37. S. Hanson, M. Seok, D. Sylvester, and D. Blaauw, “Nanometer device scaling in subthreshold circuits,” in Proceedings of the 44th Design Automation Conference (DAC '07), pp. 700–705, San Diego, Calif, USA, June 2007.
38. S. Hanson, M. Seok, D. Sylvester, and D. Blaauw, “Nanometer device scaling in subthreshold logic and SRAM,” IEEE Transactions on Electron Devices, vol. 55, no. 1, pp. 175–185, 2008. View at Publisher · View at Google Scholar
39. B. H. Calhoun and A. P. Chandrakasan, “A 256kb subthreshold SRAM in 65nm CMOS,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '06), pp. 2592–2601, San Francisco, Calif, USA, February 2006. View at Publisher · View at Google Scholar
40. J. Chen, L. T. Clark, and T.-H. Chen, “An ultra-low-power memory with a subthreshold power supply voltage,” IEEE Journal of Solid-State Circuits, vol. 41, no. 10, pp. 2344–2353, 2006. View at Publisher · View at Google Scholar
41. A. Chavan, G. Dukle, B. Graniello, and E. MacDonald, “Robust ultra-low power subthreshold logic flip-flop design for reconfigurable architectures,” in Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig '06), pp. 1–7, San Luis Potosi, Mexico, September 2006. View at Publisher · View at Google Scholar
42. B. H. Calhoun and A. P. Chandrakasan, “A 256-kb 65-nm subthreshold SRAM design for ultra-low-voltage operation,” IEEE Journal of Solid-State Circuits, vol. 42, no. 3, pp. 680–688, 2007. View at Publisher · View at Google Scholar
43. J. P. Kulkarni, K. Kim, and K. Roy, “A 160 mV robust schmitt trigger based subthreshold SRAM,” IEEE Journal of Solid-State Circuits, vol. 42, no. 10, pp. 2303–2313, 2007. View at Publisher · View at Google Scholar
44. R. J. Ramirez, Variability-aware design of subthreshold devices, M.S. thesis, Electrical and Computer Engineering Department, University of Waterloo, Waterloo, Canada, 2007.
45. B. H. Calhoun, Low energy digital circuit design using subthreshold operation, Ph.D. thesis, Electrical and Computer Engineering Department, MIT, Cambridge, Mass, USA, December 2005.
46. A. Wang, An ultra low voltage FFT processor using energy aware techniques, Ph.D. thesis, Electrical and Computer Engineering Department, MIT, Cambridge, Mass, USA, February 2004.
47. S. J. Wind, J. Appenzeller, R. Martel, V. Derycke, and Ph. Avouris, “Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes,” Applied Physics Letters, vol. 80, no. 20, pp. 3817–3819, 2002. View at Publisher · View at Google Scholar
48. A. Javey, H. Kim, M. Brink, et al., “High-$\kappa$ dielectrics for advanced carbon-nanotube transistors and logic gates,” Nature Materials, vol. 1, no. 4, pp. 241–246, 2002. View at Publisher · View at Google Scholar · View at PubMed
49. M. Lundstrom and Z. Ren, “Essential physics of carrier transport in nanoscale MOSFETs,” IEEE Transactions on Electron Devices, vol. 49, no. 1, pp. 133–141, 2002. View at Publisher · View at Google Scholar
50. J. Guo, S. Datta, M. Lundstrom, et al., “Assessment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM '02), pp. 711–714, San Francisco, Calif, USA, December 2002. View at Publisher · View at Google Scholar
51. R. Martel, H.-S. P. Wong, K. Chan, and P. Avouris, “Carbon nanotube field effect transistors for logic applications,” in Proceedings of the International Electron Devices Meeting (IEDM '01), pp. 7.5.1–7.5.4, Washington, DC, USA, December 2001. View at Publisher · View at Google Scholar
52. N. Collier, R. Jean, S. Kala, and P. Ndai, “Application of CNFETs and MOSFETs circuits at subthreshold,” Circuits Team SURI Program, 2003.
53. J. Deng and H.-S. P. Wong, “A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—part II: full device model and circuit performance benchmarking,” IEEE Transactions on Electron Devices, vol. 54, no. 12, pp. 3195–3205, 2007. View at Publisher · View at Google Scholar
54. J. Guo and M. Lundstrom, “Role of phonon scattering in carbon nanotube field-effect transistors,” Applied Physics Letters, vol. 86, no. 19, Article ID 193103, 3 pages, 2005. View at Publisher · View at Google Scholar
55. J. Deng and H.-S. P. Wong, “Modeling and analysis of planar-gate electrostatic capacitance of 1-D FET with multiple cylindrical conducting channels,” IEEE Transactions on Electron Devices, vol. 54, no. 9, pp. 2377–2385, 2007. View at Publisher · View at Google Scholar