VLSI Design
Volume 2009 (2009), Article ID 749272, 10 pages
doi:10.1155/2009/749272
Research Article

Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

Peter Nilsson

Department of Electrical and Information Technology, Faculty of Engineering, Lund University, Box 118, 22100 Lund, Sweden

Received 9 July 2009; Revised 23 September 2009; Accepted 9 October 2009

Academic Editor: Israel Koren

Copyright © 2009 Peter Nilsson. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. IEEE ITRS Technology Roadmap, http://public.itrs.net.
  2. A. Agarwal, S. Mukhopadhyay, A. Raychowdhury, K. Roy, and C. H. Kim, “Leakage power analysis and reduction for nanoscale circuits,” IEEE Micro, vol. 26, no. 2, pp. 68–80, 2006. View at Publisher · View at Google Scholar · View at Scopus
  3. C. Schuster, C. Piguet, J.-L. Nagel, and P.-A. Farine, “An architecture design methodology for minimal total power consumption at fixed Vdd and Vth,” Journal of Low-Power Electronics, vol. 1, no. 1, pp. 1–8, 2005. View at Publisher · View at Google Scholar
  4. C. Piguet, C. Schuster, and J.-L. Nagel, “Static and dynamic power reduction by architecture selection,” in Proceedings of the 16th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS '06), vol. 4148 of Lecture Notes in Computer Science, pp. 659–668, Montpellier, France, September 2006. View at Scopus
  5. R. F. Lyon, “Two's complement pipeline multipliers,” IEEE Transactions on Communications, vol. 24, no. 4, pp. 418–425, 1976. View at Scopus
  6. E. R. Berlekamp, “Bit-serial Reed-Solomon encoders,” IEEE Transactions on Information Theory, vol. 28, no. 6, pp. 869–874, 1982. View at Scopus
  7. L. Wanhammar, DSP Integrated Ciruits, Academic Press, New York, NY, USA, 1999.
  8. M. J. Irwin and R. M. Owens, “A case for digit serial VLSI signal processors,” Journal of VLSI Signal Processing, vol. 1, no. 4, pp. 321–334, 1990. View at Publisher · View at Google Scholar · View at Scopus
  9. R. I. Hartley and K. K. Parhi, Digit-Serial Computation, Kluwer Academic Publishers, Boston, Mass, USA, 1995.
  10. S. G. Smith and P. B. Denyer, Serial Data Computation, Kluwer Academic Publishers, Boston, Mass, USA, 1988.
  11. P. Nilsson and M. Torkelson, “A custom digital intermediate frequency filter for the American mobile telephone system,” IEEE Journal of Solid-State Circuits, vol. 32, no. 6, pp. 806–815, 1997. View at Scopus
  12. K. Johansson, O. Gustafsson, and L. Wanhammar, “Multiple constant multiplication for digit-serial implementation of low power FIR filters,” WSEAS Transactions on Circuits and Systems, vol. 5, no. 7, pp. 1001–1008, 2006. View at Scopus
  13. P. Nilsson, “Arithmetic and architectural design to reduce leakage in nano-scale digital circuits,” in Proceedings of the 18th European Conference on Circuit Theory and Design (ECCTD '07), pp. 372–375, Seville, Spain, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  14. J. M. Rabaey, A. Chandrakasan, and B. Nicolic, Digital Integrated Circuits: A Design Perspective, Prentice-Hall, Englewood Cliffs, NJ, USA, 2003.
  15. P. Nilsson and M. Torkelson, “Method to save silicon area by increasing the filter order,” Electronics Letters, vol. 31, no. 6, pp. 439–441, 1995. View at Publisher · View at Google Scholar