]>Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS : Table 1
Table 1: Transistor widths in the simulated circuitry.
W in nm1-stacked2-stacked3-stacked
n-channel280560840
p-channel56011201680