VLSI Design
Volume 2009 (2009), Article ID 941701, 15 pages
doi:10.1155/2009/941701
Research Article

Networks-On-Chip Based on Dynamic Wormhole Packet Identity Mapping Management

Faizal A. Samman,1,2 Thomas Hollstein,1 and Manfred Glesner1

1Institute of Microelectronic Systems, Darmstadt University of Technology, Karlstr 15, 64283 Darmstadt, Germany
2Department of Electrical Engineering, Hasanuddin University, Jl. Perintis Kemerdekaan km.10, Makassar 90245, Indonesia

Received 7 August 2008; Revised 1 December 2008; Accepted 7 January 2009

Academic Editor: Rached Tourki

Copyright © 2009 Faizal A. Samman et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. “The International Technology Roadmap for Semiconductors,” Design Technology Roadmap, Update 2006, http://www.itrs.net.
  2. L. Benini and G. De Micheli, “Networks on chips: a new SoC paradigm,” IEEE Computer, vol. 35, no. 1, pp. 70–78, 2002. View at Publisher · View at Google Scholar
  3. A. Jantsch and H. Tenhunen, Networks on Chip, Kluwer Academic Publishers, Hingham, Mass, USA, 2003.
  4. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, “Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '04), vol. 2, pp. 890–895, Paris, France, February 2004.
  5. D. Wiklund and D. Liu, “SoCBUS: switched network on chip for hard real time embedded systems,” in Proceedings of 17th IEEE International Parallel and Distributed Processing Symposium (IPDPS '03), p. 8, Nice, France, April 2003. View at Publisher · View at Google Scholar
  6. M. B. Taylor, J. Kim, J. Miller, et al., “The raw microprocessor: a computational fabric for software circuits and general-purpose programs,” IEEE Micro, vol. 22, no. 2, pp. 25–35, 2002. View at Publisher · View at Google Scholar
  7. F. Moraes, N. Calazans, A. Mello, L. Möller, and L. Ost, “HERMES: an infrastructure for low area overhead packet-switching networks on chip,” The VLSI Journal, vol. 38, no. 1, pp. 69–93, 2004. View at Publisher · View at Google Scholar
  8. M. K.-F. Schäfer, T. Hollstein, H. Zimmer, and M. Glesner, “Deadlock-free routing and component placement for irregular mesh-based networks-on-chip,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '05), pp. 238–245, San Jose, Calif, USA, November 2005. View at Publisher · View at Google Scholar
  9. F. Karim, A. Nguyen, and S. Dey, “An interconnect architecture for networking systems on chips,” IEEE Micro, vol. 22, no. 5, pp. 36–45, 2002. View at Publisher · View at Google Scholar
  10. M. Zid, A. Zitouni, A. Baganne, and R. Tourki, “New generic GALS NoC architecture with multiple QoS,” in Proceedings of IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology (DTIS '06), pp. 345–349, Gammarth, Tunisia, September 2006. View at Publisher · View at Google Scholar
  11. P. Guerrier and A. Greiner, “A generic architecture for on-chip packet-switched interconnection,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '00), pp. 250–256, Paris, France, March 2000. View at Publisher · View at Google Scholar
  12. I. M. Panades, A. Greiner, and A. Sheibanyrad, “A low cost network-on-chip with guaranteed service well suited to the GALS approach,” in Proceedings of the 1st International Conference on Nano-Networks and Workshops (NanoNet '06), pp. 1–5, Lausanne, Switzerland, September 2006. View at Publisher · View at Google Scholar
  13. T. A. Bartic, J.-Y. Mignolet, V. Nollet, et al., “Topology adaptive network-on-chip design and implementation,” IEE Proceedings: Computers and Digital Techniques, vol. 152, no. 4, pp. 467–472, 2005. View at Publisher · View at Google Scholar
  14. C. Hilton and B. Nelson, “PNoC: a flexible circuit-switched NoC for FPGA-based systems,” IEE Proceedings: Computers and Digital Techniques, vol. 153, no. 3, pp. 181–188, 2006. View at Publisher · View at Google Scholar
  15. L. Benini and D. Bertozzi, “Network-on-chip architectures and design methods,” IEE Proceedings: Computers and Digital Techniques, vol. 152, no. 2, pp. 261–272, 2005. View at Publisher · View at Google Scholar
  16. J. Xu, W. Wolf, J. Henkel, and S. Chakradhar, “A design methodology for application-specific networks-on-chip,” ACM Transactions on Embedded Computing Systems, vol. 5, no. 2, pp. 263–280, 2006. View at Publisher · View at Google Scholar
  17. J. Bainbridge and S. Furber, “Chain: a delay-insensitive chip area interconnect,” IEEE Micro, vol. 22, no. 5, pp. 16–23, 2002. View at Publisher · View at Google Scholar
  18. M. Amde, T. Felicijan, A. Efthymiou, D. Edwards, and L. Lavagno, “Asynchronous on-chip networks,” IEE Proceedings: Computers and Digital Techniques, vol. 152, no. 2, pp. 273–283, 2005. View at Publisher · View at Google Scholar
  19. I. Saastamoinen, D. Sigüenza-Tortosa, and J. Nurmi, “Interconnect IP node for future system-on-chip designs,” in Proceedings of the 1st IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02), pp. 116–120, Christchurch, New Zealand, January 2002. View at Publisher · View at Google Scholar
  20. E. Beigné, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin, “An asynchronous NOC architecture providing low latency service and its multi-level design framework,” in Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '05), pp. 54–63, New York, NY, USA, March 2005. View at Publisher · View at Google Scholar
  21. T. Bjerregaard and J. Sparsø, “Implementation of guaranteed services in the MANGO clockless network-on-chip,” IEE Proceedings: Computers and Digital Techniques, vol. 153, no. 4, pp. 217–229, 2006. View at Publisher · View at Google Scholar
  22. F. A. Samman, T. Hollstein, and M. Glesner, “Multicast parallel pipeline router architecture for network-on-chip,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '08), pp. 1396–1401, Munich, Germany, March 2008. View at Publisher · View at Google Scholar
  23. E. Rijpkema, K. Goossens, A. Rădulescu, et al., “Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip,” IEE Proceedings: Computers and Digital Techniques, vol. 150, no. 5, pp. 294–302, 2003. View at Publisher · View at Google Scholar
  24. S. Vassiliadis and I. Sourdis, “FLUX interconnection networks on demand,” Journal of Systems Architecture, vol. 53, no. 10, pp. 777–793, 2007. View at Publisher · View at Google Scholar
  25. C. J. Glass and L. M. Ni, “The turn model for adaptive routing,” in Proceedings of the 19th International Symposium on Computer Architecture, pp. 278–287, Gold Coast, Australia, May 1992.
  26. C. J. Glass and L. M. Ni, “Adaptive routing in mesh-connected networks,” in Proceedings of the 12th International Conference on Distributed Computing Systems (ICDCS '92), pp. 12–19, Yokohama, Japan, June 1992. View at Publisher · View at Google Scholar
  27. G.-M. Chiu, “The odd-even turn model for adaptive routing,” IEEE Transactions on Parallel and Distributed Systems, vol. 11, no. 7, pp. 729–738, 2000. View at Publisher · View at Google Scholar
  28. M. A. Al Faruque, T. Ebi, and J. Henkel, “Run-time adaptive on-chip communication scheme,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '07), pp. 26–31, San Jose, Calif, USA, November 2007. View at Publisher · View at Google Scholar