Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2009
/
Article
/
Tab 5
/
Research Article
Networks-On-Chip Based on Dynamic Wormhole Packet Identity Mapping Management
Table 5
Power estimation at 200 MHz with UMC 180-nm technology (1.8 V). (Flit size: 32 + 6 bits, FIFO depth: 4.)
Routing Alg.:
XY
WF
NF
Net switching power (
)
7.49
7.94
8.04
Cell internal power (
)
63.98
60.87
66.43
Cell leakage power (
)
0.89
0.99
0.84