Dynamic CMOS Load Balancing and Path Oriented in Time Optimization Algorithms to Minimize Delay Uncertainties from Process Variations

Figure 8

Delay Impact from Variation in Oxide Thickness.