]>Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits : Figure 11
264390.fig.0011a
(a)
264390.fig.0011b
(b)
264390.fig.0011c
(c)
264390.fig.0011d
(d)
Figure 11: Convergence trend comparisons between Chang’s algorithm and proposed transistor sizing algorithm of C-CMOS, TFA, New 14T, and 10T full adders with a supply voltage of 1.2 V.