Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits

Figure 8

Power, Delay, and Power-Delay Product (PDP) comparison of full adders versus power supply using proposed transistor sizing algorithm (SEA).

(a)

(b)

(c)