]>Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits : Figure 9
264390.fig.009a
(a)
264390.fig.009b
(b)
264390.fig.009c
(c)
Figure 9: Power, Delay, and Power-Delay Product (PDP) comparison of full adders versus power supply using Chang’s algorithm.