Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits

<table>Power, Delay, and Power-Delay Product (PDP) comparison of full adders versus power supply using Chang’s algorithm.</table>

VLSI Design

Figure 9: Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits 