Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2010
/
Article
/
Fig 1
/
Research Article
Post-CTS Delay Insertion
Figure 1
Tree structure of a clock distribution network.
(a)
Circuit structure of the clock distribution network
(b)
Equivalent graph of the clock tree that corresponds to the circuit in (a)