Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2010
/
Article
/
Fig 3
/
Research Article
Post-CTS Delay Insertion
Figure 3
Post-CTS delay insertion examples on a sample binary clock tree with
N
sinks.
(a)
Delay insertion in multidomain scheduling [
2
]
(b)
Proposed delay insertion with the additional constraint